Streamlined Design Solutions Specifically for No CTo solve critical network-on-chip (No C) architecture and design problems related to structure, performance and modularity, engineers generally rely on guidance from the abundance of literature about better-understood system-level interconnection networks. However, on-chip networks present several distinct challenges that require novel and specialized solutions not found in the tried-and-true system-level techniques.A Balanced Analysis of No C Architecture As the first detailed description of the commercial Spidergon STNo C architecture, Design of Cost-Efficient Interconnect Processing Units: Spidergon STNo C examines the highly regarded, cost-cutting technology that is set to replace well-known shared bus architectures, such as STBus, for demanding multiprocessor system-on-chip (So C) applications. Employing a balanced, well-organized structure, simple teaching methods, numerous illustrations, and easy-to-understand examples, the authors explain: how the So C and No C technology works why developers designed it the way they did the system-level design methodology and tools used to configure the Spidergon STNo C architecture differences in cost structure between No Cs and system-level networks From professionals in computer sciences, electrical engineering, and other related fields, to semiconductor vendors and investors – all readers will appreciate the encyclopedic treatment of background No C information ranging from CMPs to the basics of interconnection networks. The text introduces innovative system-level design methodology and tools for efficient design space exploration and topology selection. It also provides a wealth of key theoretical and practical MPSo C and No C topics, such as technological deep sub-micron effects, homogeneous and heterogeneous processor architectures, multicore So C, interconnect processing units, generic No C components, and embeddings of common communication patterns.
Marcello Coppola & Miltos D. Grammatikakis
Design of Cost-Efficient Interconnect Processing Units [PDF ebook]
Spidergon STNoC
Design of Cost-Efficient Interconnect Processing Units [PDF ebook]
Spidergon STNoC
Dieses Ebook kaufen – und ein weitere GRATIS erhalten!
Sprache Englisch ● Format PDF ● Seiten 288 ● ISBN 9781420044720 ● Verlag CRC Press ● Erscheinungsjahr 2020 ● herunterladbar 3 mal ● Währung EUR ● ID 4115316 ● Kopierschutz Adobe DRM
erfordert DRM-fähige Lesetechnologie