This book applies to the scientific area of electronic design automation (EDA) and addresses the automatic sizing of analog integrated circuits (ICs). Particularly, this book presents an approach to enhance a state-of-the-art layout-aware circuit-level optimizer (GENOM-POF), by embedding statistical knowledge from an automatically generated gradient model into the multi-objective multi-constraint optimization kernel based on the NSGA-II algorithm. The results showed allow the designer to explore the different trade-offs of the solution space, both through the achieved device sizes, or the respective layout solutions.
विषयसूची
Introduction.- Related Work.- Gradient Model Generation.- Enhanced Circuit-Level Optimization Kernel.- Case Studies.- Conclusions and Outlook.
एक ही लेखक से अधिक ईबुक / संपादक
18,765 इस श्रेणी में ईबुक
