Swarup Bhunia & Saibal Mukhopadhyay 
Low-Power Variation-Tolerant Design in Nanometer Silicon [PDF ebook] 

Support

Design considerations for low-power operations and robustness with respect to variations typically impose contradictory requirements. Low-power design techniques such as voltage scaling, dual-threshold assignment and gate sizing can have large negative impact on parametric yield under process variations. This book focuses on circuit/architectural design techniques for achieving low power operation under parameter variations. We consider both logic and memory design aspects and cover modeling and analysis, as well as design methodology to achieve simultaneously low power and variation tolerance, while minimizing design overhead. This book will discuss current industrial practices and emerging challenges at future technology nodes.

€96.29
payment methods

Table of Content

Introduction and Motivation.- Background on Power Dissipation.- Background on Parameter Variations.- Low power Logic Design under Variations.- Low Power Memory Design under Variations.- System and Architecture Level Design.- Emerging Challenges and Solution Approach.- Conclusion and Discussion.

Buy this ebook and get 1 more FREE!
Language English ● Format PDF ● Pages 440 ● ISBN 9781441974181 ● File size 17.1 MB ● Editor Swarup Bhunia & Saibal Mukhopadhyay ● Publisher Springer US ● City NY ● Country US ● Published 2010 ● Downloadable 24 months ● Currency EUR ● ID 2150438 ● Copy protection Social DRM

More ebooks from the same author(s) / Editor

18,765 Ebooks in this category