Swarup Bhunia & Saibal Mukhopadhyay 
Low-Power Variation-Tolerant Design in Nanometer Silicon [PDF ebook] 

支持

Design considerations for low-power operations and robustness with respect to variations typically impose contradictory requirements. Low-power design techniques such as voltage scaling, dual-threshold assignment and gate sizing can have large negative impact on parametric yield under process variations. This book focuses on circuit/architectural design techniques for achieving low power operation under parameter variations. We consider both logic and memory design aspects and cover modeling and analysis, as well as design methodology to achieve simultaneously low power and variation tolerance, while minimizing design overhead. This book will discuss current industrial practices and emerging challenges at future technology nodes.

€96.29
支付方式

表中的内容

Introduction and Motivation.- Background on Power Dissipation.- Background on Parameter Variations.- Low power Logic Design under Variations.- Low Power Memory Design under Variations.- System and Architecture Level Design.- Emerging Challenges and Solution Approach.- Conclusion and Discussion.

购买此电子书可免费获赠一本!
语言 英语 ● 格式 PDF ● 网页 440 ● ISBN 9781441974181 ● 文件大小 17.1 MB ● 编辑 Swarup Bhunia & Saibal Mukhopadhyay ● 出版者 Springer US ● 市 NY ● 国家 US ● 发布时间 2010 ● 下载 24 个月 ● 货币 EUR ● ID 2150438 ● 复制保护 社会DRM

来自同一作者的更多电子书 / 编辑

18,765 此类电子书