Deepraj Soni & Kanad Basu 
Hardware Architectures for Post-Quantum Digital Signature Schemes [PDF ebook] 

Ủng hộ

This book explores C-based design, implementation, and analysis of post-quantum cryptography (PQC) algorithms for signature generation and verification.  The authors investigate NIST round 2 PQC algorithms for signature generation and signature verification from a hardware implementation perspective, especially focusing on C-based design, power-performance-area-security (PPAS) trade-offs and design flows targeting FPGAs and ASICs.


  • Describes a comprehensive set of synthesizable c code base as well as the hardware implementations for the different types of PQC algorithms including lattice-based, code-based, and multivariate-based;

  • Demonstrates the hardware (FPGA and ASIC) and hardware-software optimizations and trade-offs of the NIST round 2 signature-based PQC algorithms;

  • Enables designers to build hardware implementations that are resilient to a variety of side-channels.

€106.99
phương thức thanh toán

Mục lục

Introduction.- q TESLA.- CRYSTALS –Dilithium.- MQDSS.- SPHINCS.- Luov.- Falcon.- Picnic.- Ge MSS.- Power, Performance, Area, and Security (PPAS) Comparison of the PQC Algorithms.- Conclusions.

Giới thiệu về tác giả

Deepraj Soni is a Ph.D. student at NYU Tandon School of Engineering. Deepraj works on hardware implementation, evaluation and security of post quantum cryptographic algorithms. He received his M.Tech from the Department of Electrical Engineering, Indian Institute of Technology Bombay (IIT B). His thesis focused on developing a framework for hardware software co simulator and neural network implementation on an FPGA. After graduation, Deepraj worked as a design engineer in the semiconductor division of Samsung and San Disk. At Samsung, he was responsible for the design and architecture of the image processing IPs such as region segmentation and Embedded CODEC. He was also responsible for communication IPs such as FFT/IFFT, Time & Frequency Deinterleaving and Demapper for canceling the noise. At San Disk, Deepraj helped in the development of System On Chip (So C) level design for the memory controller.


Mua cuốn sách điện tử này và nhận thêm 1 cuốn MIỄN PHÍ!
Ngôn ngữ Anh ● định dạng PDF ● Trang 170 ● ISBN 9783030576820 ● Kích thước tập tin 5.2 MB ● Nhà xuất bản Springer International Publishing ● Thành phố Cham ● Quốc gia CH ● Được phát hành 2020 ● Có thể tải xuống 24 tháng ● Tiền tệ EUR ● TÔI 7653779 ● Sao chép bảo vệ DRM xã hội

Thêm sách điện tử từ cùng một tác giả / Biên tập viên

18.485 Ebooks trong thể loại này