This book focusses on the spacer engineering aspects of novel MOS-based device–circuit co-design in sub-20nm technology node, its process complexity, variability, and reliability issues. It comprehensively explores the Fin FET/tri-gate architectures with their circuit/SRAM suitability and tolerance to random statistical variations.
Acquista questo ebook e ricevine 1 in più GRATIS!
Formato EPUB ● Pagine 154 ● ISBN 9781351751032 ● Casa editrice CRC Press ● Pubblicato 2017 ● Scaricabile 3 volte ● Moneta EUR ● ID 8116198 ● Protezione dalla copia Adobe DRM
Richiede un lettore di ebook compatibile con DRM