This book focusses on the spacer engineering aspects of novel MOS-based device–circuit co-design in sub-20nm technology node, its process complexity, variability, and reliability issues. It comprehensively explores the Fin FET/tri-gate architectures with their circuit/SRAM suitability and tolerance to random statistical variations.
Buy this ebook and get 1 more FREE!
Format EPUB ● Pages 154 ● ISBN 9781351751032 ● Publisher CRC Press ● Published 2017 ● Downloadable 3 times ● Currency EUR ● ID 8116198 ● Copy protection Adobe DRM
Requires a DRM capable ebook reader