In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.
€96.29
विषयसूची
Network-on-Chip Power Estimation.- Timing.- synchronous/asynchronous communication.- Network-on-Chip link design.- Topology exploration.- Network-on-Chip support for CMP/MPSo Cs.- Network design for 3D stacked logic and memory.- Beyond the wired Network-on-Chip.
यह ईबुक खरीदें और 1 और मुफ़्त पाएं!
भाषा अंग्रेज़ी ● स्वरूप PDF ● पेज 287 ● ISBN 9781441969118 ● फाइल का आकार 15.7 MB ● संपादक Cristina Silvano & Marcello Lajolo ● प्रकाशक Springer US ● शहर NY ● देश US ● प्रकाशित 2010 ● डाउनलोड करने योग्य 24 महीने ● मुद्रा EUR ● आईडी 2150331 ● कॉपी सुरक्षा सामाजिक DRM
एक ही लेखक से अधिक ईबुक / संपादक
18,641 इस श्रेणी में ईबुक
