In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.
Tabela de Conteúdo
Network-on-Chip Power Estimation.- Timing.- synchronous/asynchronous communication.- Network-on-Chip link design.- Topology exploration.- Network-on-Chip support for CMP/MPSo Cs.- Network design for 3D stacked logic and memory.- Beyond the wired Network-on-Chip.
Compre este e-book e ganhe mais 1 GRÁTIS!
Língua Inglês ● Formato PDF ● Páginas 287 ● ISBN 9781441969118 ● Tamanho do arquivo 15.7 MB ● Idade 02-99 anos ● Editor Cristina Silvano & Marcello Lajolo ● Editora Springer US ● Cidade NY ● País US ● Publicado 2010 ● Carregável 24 meses ● Moeda EUR ● ID 2150331 ● Proteção contra cópia DRM social