In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.
Cuprins
Network-on-Chip Power Estimation.- Timing.- synchronous/asynchronous communication.- Network-on-Chip link design.- Topology exploration.- Network-on-Chip support for CMP/MPSo Cs.- Network design for 3D stacked logic and memory.- Beyond the wired Network-on-Chip.
Cumpărați această carte electronică și primiți încă 1 GRATUIT!
Limba Engleză ● Format PDF ● Pagini 287 ● ISBN 9781441969118 ● Mărime fișier 15.7 MB ● Editor Cristina Silvano & Marcello Lajolo ● Editura Springer US ● Oraș NY ● Țară US ● Publicat 2010 ● Descărcabil 24 luni ● Valută EUR ● ID 2150331 ● Protecție împotriva copiilor DRM social