In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.
Innehållsförteckning
Network-on-Chip Power Estimation.- Timing.- synchronous/asynchronous communication.- Network-on-Chip link design.- Topology exploration.- Network-on-Chip support for CMP/MPSo Cs.- Network design for 3D stacked logic and memory.- Beyond the wired Network-on-Chip.
Köp den här e-boken och få 1 till GRATIS!
Språk Engelska ● Formatera PDF ● Sidor 287 ● ISBN 9781441969118 ● Filstorlek 15.7 MB ● Redaktör Cristina Silvano & Marcello Lajolo ● Utgivare Springer US ● Stad NY ● Land US ● Publicerad 2010 ● Nedladdningsbara 24 månader ● Valuta EUR ● ID 2150331 ● Kopieringsskydd Social DRM