In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.
€96.29
Inhoudsopgave
Network-on-Chip Power Estimation.- Timing.- synchronous/asynchronous communication.- Network-on-Chip link design.- Topology exploration.- Network-on-Chip support for CMP/MPSo Cs.- Network design for 3D stacked logic and memory.- Beyond the wired Network-on-Chip.
Koop dit e-boek en ontvang er nog 1 GRATIS!
Taal Engels ● Formaat PDF ● Pagina’s 287 ● ISBN 9781441969118 ● Bestandsgrootte 15.7 MB ● Editor Cristina Silvano & Marcello Lajolo ● Uitgeverij Springer US ● Stad NY ● Land US ● Gepubliceerd 2010 ● Downloadbare 24 maanden ● Valuta EUR ● ID 2150331 ● Kopieerbeveiliging Sociale DRM
Meer e-boeken van dezelfde auteur (s) / Editor
18.868 E-boeken in deze categorie
