In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.
€96.29
Daftar Isi
Network-on-Chip Power Estimation.- Timing.- synchronous/asynchronous communication.- Network-on-Chip link design.- Topology exploration.- Network-on-Chip support for CMP/MPSo Cs.- Network design for 3D stacked logic and memory.- Beyond the wired Network-on-Chip.
Beli ebook ini dan dapatkan 1 lagi GRATIS!
Bahasa Inggris ● Format PDF ● Halaman 287 ● ISBN 9781441969118 ● Ukuran file 15.7 MB ● Editor Cristina Silvano & Marcello Lajolo ● Penerbit Springer US ● Kota NY ● Negara US ● Diterbitkan 2010 ● Diunduh 24 bulan ● Mata uang EUR ● ID 2150331 ● Perlindungan salinan DRM sosial
Ebook lainnya dari penulis yang sama / Editor
18,641 Ebooks dalam kategori ini
