In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.
Содержание
Network-on-Chip Power Estimation.- Timing.- synchronous/asynchronous communication.- Network-on-Chip link design.- Topology exploration.- Network-on-Chip support for CMP/MPSo Cs.- Network design for 3D stacked logic and memory.- Beyond the wired Network-on-Chip.
Купите эту электронную книгу и получите еще одну БЕСПЛАТНО!
язык английский ● Формат PDF ● страницы 287 ● ISBN 9781441969118 ● Размер файла 15.7 MB ● редактор Cristina Silvano & Marcello Lajolo ● издатель Springer US ● город NY ● Страна US ● опубликованный 2010 ● Загружаемые 24 месяцы ● валюта EUR ● Код товара 2150331 ● Защита от копирования Социальный DRM